presented by





Server RAS and UEFI CPER

Spring 2017 UEFI Seminar and Plugfest March 27 - 31, 2017 Presented by Lucia, Mao (Intel) Spike Yuan (Intel)

Updated 2011-06-0

Agenda





- RAS Basic
- Server RAS Challenges
- SW Building Blocks
- Possible Solutions
- Call to Action




RAS Basic

RAS101: Key Definitions



- Reliability:
 - System capability to detect errors, correct errors, and flag errors.
 - Measured in FITs (Failure in Time).
 - 1FIT = 1 Failure / 1 Billion hours (MTBF Mean Time Between Failures = 114K Years!)
- Availability
 - System capability to stay operational even when error occur.
 - Measured in terms of 'down time within a time interval'
 - Five 9's (99.999% Up Time) => 22 seconds Down Time in One Month
- Serviceability
 - System capability to report failures for "FRU Isolation" and ease of repair. FRU – Field Replaceable Unit, e.g., DIMM, PCI Express* device




Sources of Fault/Error



SN	Error Source	Definition	Example
1	Transient Error	Electrical Noise induced faults mainly affecting links such as DDR Bus, or PCI Express links.	Transient errors on links may alter the data, Command or Address bits during read/write operation. Reads won't alter the DRAM stored value, but 'Writes' may alter.
2	Soft Error	Errors due to external high energy particle strike, e.g., Alpha particles, Neutrons. Soft errors could occur is any known good system	Result in affecting storage structures such as DRAM cell (SBE or MBE), L1/L2/L3 caches.
3	Hard (Device) Failure	Device failure due to marginality of the device or degradation over time.	Failure of entire device such as DRAM, memory buffer chip, or CPU chip

• SBE: Single-bit Error. MBE: Multi-bit Error







Server RAS Challenges

UEFI Plugfest – March 2017

www.uefi.org





RAS Needs of Cloud and HPC Clusters





Cloud Infrastructure	HPC Infrastructure
Need Fault Handling	Need Fault Handling
Check pointing is not used	Check-pointing is actively used
Applications can tolerate single machine failure	Applications can not tolerant single machine failure
Fault Management Capabilities for improving TCO	Fault Tolerant Capabilities for extending uptime
Example: Automated techniques for identify failed component	Example: HW/FW based self-healing techniques

RAS Needs of Mission Critical Segment

Prevent/minimize unplanned downtime



COST OF DOWNTIME		What would an outage cost?
Application Name	Cost/Minute	
Trading (securities)	\$73,000	
HLR	\$29,300	
ERP	\$14,800	
Order Processing	\$13,300	
E-Commerce	\$12,600	
Supply Chain	\$11,500	
EFT	\$6,200	
POS	\$4,700	
ATM	\$3,600	
E-Mail	\$1,900	
The above table shows the minute of downtime by some applications. These costs are er, survey data, and case date of downtime will vary by p versus off-peak, and other for	ne of the most popular e derived from custom- ta. The cost of a minute production load, peak	Source: Trend in IT Value Report, Standish Group International, 2008 Unplanned System DOWN Undesirable
Correcta Fault	JV JV	vstem UP Fatal Time

Intel[®] Xeon[®] RAS features directly impact end-user's bottom line!



FW/SW Building Blocks

UEFI Plugfest – March 2017

www.uefi.org

Error Reporting Basics

- Error Reporting includes two functions:
 - Logging
 - Signaling 🖹



- Logging
 - Through MCA Banks, PCIe AER Registers, and Memory Corrected Error Registers
- eMCA2 Mode Enhanced Error reporting to support Firmware-First mode;
- Signaling of Corrected Errors
 - CMCI (Corrected Machine Check Interrupt)
 - Threshold based
 - Enabled only in IA32-legacy MCA mode. Disabled in eMCA2 mode.
 - CSMI (Corrected SMI) for core/uncore (Part of the eMCA2 new Feature)
 - Enabled only in eMCA2 mode. Disabled in IA32-legacy MCA mode.
 - No Threshold
 - SMI (System Management Interrupt) for Memory errors
 - MSI (Message Signaled Interrupt) or external signaling for PCI Express* errors

Error Reporting Basics (Continued)




- Signaling of Uncorrected Recoverable Errors (e.g., UCNA)
 - CMCI for core/uncore errors at the source
 - Enabled only in IA32-legacy MCA mode. Disabled in eMCA2 mode.
 - MSMI (Machine Check SMI) for core/uncore errors at the source (Part of the eMCA2)
 - Enabled only in eMCA2 mode. Disabled in IA32-legacy MCA mode.
 - MSMI trigger (same as SMI).
 - MSI or external signaling for Severity1 PCIe AER nonfatal errors
- Signaling of Uncorrected Recoverable Errors (e.g., SRAO and SRAR)
 - MCERR (Machine Check Error) for core/uncore errors
 - External signaling via CATERR_N pin (16 BCLK Pulse). Allows propagation to other sockets.
 - In-band signaling MCE trigger (vector 18h). In-band SMI trigger if configured.
 - Enabled only in IA32-legacy MCA mode. Disabled in eMCA2 mode
 - MSMI (Machine Check SMI) for core/uncore errors at the source(Part of the eMCA2)
 - Enabled only in eMCA2 mode. Disabled in IA32-legacy MCA mode.
 - External signaling via MSMI_N pin. Allows propagation to other sockets.
 - In-band signaling MSMI trigger (same as SMI).


UCNA: Uncorrected No Action SRAO: SW Recoverable Action Optional SRAR: SW Recoverable Action Required

Linux RAS Blocks






Linux CMCI/MCA Handler with eMCA2



APEI Overview



UEFI CPER Overview



- Common Platform Error Record
- CPER is also the format used to describe platform hardware error by various APEI tables, such as ERST, BERT and HEST etc.

Linux CPER implementation

• Legacy MCA way:

In arch/x86/kernel/cpu/mcheck/mce-apei.c -

an error report given to the kernel by APEI and pass it into the normal Linux error logging code that invoke after finding an error in a machine check bank. This code didn't provide address information in the machine check bank.

• eMCA2 Mode:

In drivers/acpi/acpi_extlog.c -

on recent generation servers with eMCA, this code picks up additional information provided by BIOS associated with each error logged. All Linux really looks for in the CPER record is the "handle" into the SMBIOS/DMI table so that, for example, it can report which DIMM is associated with the error.

precisely map error vs. specific component



[···72.396625] {1} [Hardware Error]: Hardware error from APEI Generic Hardware Error Source: 0

- [72.396627] {1} [Hardware Error]: APEI generic hardware error status
- [72.396628] {1} [Hardware Error]: severity: 2, corrected
- [72.396630] {1} [Hardware Error]: section: 0, severity: 2, corrected
- [---72.396632] {1} [Hardware Error]: flags: 0x01
- [72.396634] {1} [Hardware Error]: primary
- [72.396635] {1} [Hardware Error]: section_type: memory error
- [72.396638] {1} [Hardware Error]: node: 3
- [72.396639] {1} [Hardware Error]: card: 0
- [72.396640] {1} [Hardware Error]: module: 0

[72.396641] {1} [Hardware Error]: device: 0

Solution



UEFI Runtime Service using CPER

- 1. Classify error severity
- 2. Consolidate error sources
- 3. Standardize RAS policy



Platform UEFI Boot Service

RROR REPORT PROTOCOL


- 1. Platform Error logging
- 2. Platform Error report
- 3. Platform Specific algorithms

OS Module

- 1. OS Error log
- 2. OS/App Error Recovery
- 3. Component offline or replacement

CPER w/ eMCA2







Call to Action

Call to Action



- Standardize UEFI Error Reporting/Error Handling/RAS Policy Protocol
- Centralize more Errors sources like PCIe AER/MCA etc.
- Connect APEI/CPER with OS-based policy like CPU/Memory/PCIe devices hotplug;
- OS-guided RAS policy back to FW and HW, like page offline.

Thanks for attending the Spring 2017 UEFI Seminar and Plugfest

For more information on the Unified EFI Forum and UEFI Specifications, visit <u>http://www.uefi.org</u>



presented by

